xxsr.net
当前位置:首页 >> systEmvErilog AssErt >>

systEmvErilog AssErt

assume用于做formal verification,如果输入和assume不一样,会出错, 断言(assert)可以用来检查行为或者时序的正确性。 Mentor 的文档说的比较清楚 Example 2-7 defines two cut points (p and q) in order to explore a hard-to-prove assert...

网站首页 | 网站地图
All rights reserved Powered by www.xxsr.net
copyright ©right 2010-2021。
内容来自网络,如有侵犯请联系客服。zhit325@qq.com